ABSTRACT:
The Booth multiplier is an efficient algorithm for high-speed multiplication, widely used in digital signal processing and arithmetic logic units. This paper investigates the design, implementation, and optimization of Booth multipliers, emphasizing their ability to minimize partial products and enhance computational efficiency. We analyze different Booth encoding schemes, including radix-2 and radix-4, comparing their performance in terms of speed, power consumption, and hardware complexity. Additionally, we explore modern optimization techniques such as pipelining and parallel processing to further improve efficiency. Simulation results demonstrate that Booth multipliers significantly reduce computation time and hardware resource usage compared to conventional multiplication methods. Our findings underscore the importance of Booth multipliers in modern computing, providing valuable insights for their application in high-performance computing and embedded systems.
Cite this article:
Anmol Nagar, Sheetal Nagar (2025), Design and Optimization of Booth Multipliers for High-Speed Digital Arithmetic, Spectrum of Emerging Sciences, 5 (1) 46-50, 10.55878/SES2025-5-1-9, DOI: https://doi.org/10.55878/SES2025-5-1-9
REFERENCES:
1. Kazaz T, Kullin M, Hadzialic M. Design and
implementation of SDR based QPSK modulator on FPGA. In: MIPRO 2013/CTI; 2013;
Sarajevo, Bosnia and Herzegovina. p. 613–8.
2. Singh S, Mittal S. VHDL design and implementation for
optimum delay and area for multiplier and accumulator unit by 32-bit requntial
multiplier. Int J Eng Trends Technol. 2012;3(5).
3. Rajput RP, Shanmukha Swamy MN. High speed modified
Booth encoder multiplier for signed and unsigned numbers. In: 14th
International Conference on Modelling and Simulation; 2012. IEEE. p.
[conference paper no. not available]. doi: 978-0-7695-4682-7/12.
4. Kuang SR, Wang JP, Guo CY. Modified Booth multipliers
with a regular partial product array. IEEE Trans Circuits Syst II Express
Briefs. 2009;56(5):404–8.
5. Yeo J. Low voltage, low power VLSI. [No publisher info
available].
6. Floyd TL. Fundamentals. [Book]. ISBN:
978-81-7758-763-0; 2009.
7. Stine JE. Digital computer arithmetic datapath design
using Verilog HDL. Vol. 1. ISBN: 1-4020-7710-6.
- Själander M, Larsson-Edefors P. High-speed and
low-power multipliers using the Baugh-Wooley algorithm and HPM reduction
tree. In: IEEE Conference; 2008. doi: 978-1-4244-2182-4/08.
- Booth AD. A signed binary multiplication
technique. Q J Mech Appl Math. 1951;4(2).
- Baugh-Wooley Data Sheet. High performance multipliers
in QuickLogic FPGAs. [Technical document].